

# A Modern C++ Programming Model for GPUs using Khronos SYCL

Michael Wong, Gordon Brown

ACCU 2018

# VP of R&D of Codeplay

Chair of SYCL Heterogeneous Programming Language C++ Directions Group ISOCPP.org Director, VP http://isocpp.org/wiki/faq/wg21#michael-wong

Head of Delegation for C++ Standard for Canada Chair of Programming Languages for Standards Council of Canada

Chair of WG21 SG19 Machine Learning

Chair of WG21 SG14 Games Dev/Low Latency/Financial Trading/Embedded

Editor: C++ SG5 Transactional Memory Technical Specification

Editor: C++ SG1 Concurrency Technical Specification MISRA C++ and AUTOSAR

wongmichael.com/about

We build GPU compilers for semiconductor companies

Now working to make AI/MI heteroegneous acceleration safe for autonomous vehicle

# Who am I? Who are we?



#### Gordon Brown

- Background in C++ programming models for heterogeneous systems
- Developer with Codeplay Software for 6 years
- Worked on ComputeCpp (SYCL) since it's inception
- Contributor to the Khronos SYCL standard for 6 years
- Contributor to C++ executors and heterogeneity or 2 years

Numerous people internal and external to the original C++/Khronos group, in industry and academia, have made contributions, influenced ideas, written part of this presentations, and offered feedbacks to form part of this talk.

Specifically, Paul Mckenney, Joe Hummel, Bjarne Stroustru, Botond Ballo for some of the slides.

I even lifted this acknowledgement and disclaimer from some of them.

## Acknowledgement Disclaimer

But I claim all credit for errors, and stupid mistakes. These are mine, all mine!



# Legal Disclaimer





THIS WORK REPRESENTS THE VIEW OF THE AUTHOR AND DOES NOT NECESSARILY REPRESENT THE VIEW OF CODEPLAY. OTHER COMPANY, PRODUCT, AND SERVICE NAMES MAY BE TRADEMARKS OR SERVICE MARKS OF OTHERS.



#### Codeplay - Connecting AI to Silicon

#### Products

#### ComputeCpp<sup>\*</sup>

C++ platform via the SYCL™ open standard, enabling vision & machine learning e.g. TensorFlow™

#### A Compute Aorta

The heart of Codeplay's compute technology enabling OpenCL<sup>™</sup>, SPIR<sup>™</sup>, HSA<sup>™</sup> and Vulkan<sup>™</sup>

#### Company

High-performance software solutions for custom heterogeneous systems

Enabling the toughest processor systems with tools and middleware based on open standards

Established 2002 in Scotland

~70 employees



#### Addressable Markets

Automotive (ISO 26262) IoT, Smartphones & Tablets High Performance Compute (HPC) Medical & Industrial **Technologies:** Vision Processing Machine Learning Artificial Intelligence Big Data Compute

#### Customers



QUALCOMM'





# 3 Act Play

- What's still missing from C++?
- 2. What makes GPU work so fast?
- 3. What is Modern C++ that works on GPUs, CPUs, everything?







Act 1

# 1. What's still missing from C++?





# What have we achieved so far for C++20?

	Depends on	Current target (estimated, could slip)
Concepts		C++20 (adopted, including convenience syntax)
Contracts		C++20 (adopted)
Ranges		C++20 (adopted)
Coroutines		C++20
Modules		C++20
Reflection		TS in C++20 timeframe, IS in C++23
Executors		Lite in 阙 meframe, Full in C++23
Networking	Executors, and possibly Coroutines	C++23
future.then, async2	Executors	

# Use the Proper Abstraction with C++

Abstraction	How is it supported
Cores	C++11/14/17 threads, async
HW threads	C++11/14/17 threads, async, hw_concurrency
Vectors	Parallelism TS2->
Atomic, Fences, lockfree, futures, counters, transactions	C++11/14/17 atomics, Concurrency TS1-> Transactional Memory TS1
Parallel Loops	Async, TBB:parallel_invoke, C++17 parallel algorithms, for_each
Heterogeneous offload, fpga	OpenCL, SYCL, HSA, OpenMP/ACC, Kokkos, Raja
Distributed	HPX, MPI, UPC++
Caches	C++17 false sharing support
Numa	
TLS	
Exception handling in concurrent environment	



odeplay Software Ltd.

# Task vs data parallelism



Task parallelism:

- Few large tasks with different operations / control flow
- Optimized for latency

Data parallelism:

- Many small tasks with same operations on multiple data
- Optimized for throughput

# Review of Latency, bandwidth, throughput

- Latency is the amount of time it takes to travel through the tube.
- **Bandwidth** is how wide the tube is.
- The amount of water flow will be your throughput



# Definition and examples

Latency is the time required to perform some action or to produce some result. Latency is measured in units of time -- hours, minutes, seconds, nanoseconds or clock periods.

*Throughput* is the number of such actions executed or results produced per unit of time. This is measured in units of whatever is being produced (cars, motorcycles, I/O samples, memory words, iterations) per unit of time. The term "memory bandwidth" is sometimes used to specify the throughput of memory systems.

bandwidth is the maximum rate of data transfer across a given path.

#### Example

An assembly line is manufacturing cars. It takes eight hours to manufacture a car and that the factory produces one hundred and twenty cars per day.

The latency is: 8 hours.

The throughput is: 120 cars / day or 5 cars / hour.









# Flynn's Taxonomy

- Distinguishes multi-processor computer architectures along the two independent dimensions
  - *Instruction* and *Data*
  - Each dimension can have one state: *Single* or *Multiple*
- SISD: Single Instruction, Single Data
  - Serial (non-parallel) machine
- SIMD: Single Instruction, Multiple Data
  - Processor arrays and vector machines
- MISD: Multiple Instruction, Single Data (weird)
- MIMD: Multiple Instruction, Multiple Data

# What kind of processors should we build

## CPU

- Small number of large processors
- More control structures and less processing units
  - Can do more complex logic
  - Requires more power
- Optimise for latency
  - Minimising the time taken for one particular task

#### GPU

- Large number of small processors
- Less control structures and more processing units
  - Can do less complex logic
  - Lower power consumption
- Optimised for throughput
  - Maximising the amount of work done per unit of time

# Multicore CPU vs Manycore GPU

- Each core optimized for a single thread
- Fast serial processing
- Must be good at everything
- Minimize latency of 1 thread
  - Lots of big on chip caches
  - Sophisticated controls

- Cores optimized for aggregate throughput, deemphasizing individual performance
- Scalable parallel processing
- Assumes workload is highly parallel
- Maximize throughput of all threads
  - Lots of big ALUs
  - Multithreading can hide latency, no big caches
  - Simpler control, cost amortized over ALUs via SIMD

# SIMD hard knocks

- SIMD architectures use data parallelism
- Improves tradeoff with area and power
  - Amortize control overhead over SIMD width
- Parallelism exposed to programmer & compiler
- Hard for a compiler to exploit SIMD
- Hard to deal with sparse data & branches
  - C and C++ Difficult to vectorize, Fortran better
- So
  - Either forget SIMD or hope for the autovectorizer
  - Use compiler intrinsics



# Memory

• Many core gpu is a device for turning a compute bound problem into a memory bound problem



- Lots of processors but only one socket
- Memory concerns dominate performance tuning

# Memory is SIMD too

• Virtually all processors have SIMD memory subsystems



- This has 2 effects
  - Sparse access wastes bandwidth

0 1 2 3 4 5 6 7

2 words used, 8 words loaded: 1⁄4 effective bandwidth

Unaligned access wastes bandwidth

 0
 1
 2
 3
 4
 5
 6
 7
 4 words used, 8 words loaded:

 ½ effective bandwidth



# **Data Structure Padding**

🜔 coder



- Multidimensional arrays are usually stored as monolithic vectors in memory
- Care should be taken to assure aligned memory accesses for the necessary access pattern



deplay Software Ltd

# Coalescing

- GPUs and CPUs both perform memory transactions at a larger granularity than the program requests (cache line)
- GPUs have a coalescer which examines memory requests dynamically and coalesces them
- To use bandwidth effectively, when threads load, they should
  - Present a set of unit strided loads (dense accesses)
  - Keep sets of loads aligned to vector boundaries

# Power of Computing

#### • 1998, when C++ 98 was released

- Intel Pentium II: 0.45 GFLOPS
- No SIMD: SSE came in Pentium III
- No GPUs: GPU came out a year later
- 2011: when C++11 was released
  - Intel Core-i7: 80 GFLOPS
  - AVX: 8 DP flops/HZ\*4 cores \*4.4 GHz= 140 GFlops
  - GTX 670: 2500 GFLOPS
- Computers have gotten so much faster, how come software have not?
  - Data structures and algorithms

#### In 1998, a typical machine had the following flops

#### .45 GFLOPS, 1 core

#### Single threaded C++98/C99/Fortran dominated this picture

### In 2011, a typical machine had the following flops

#### 80 GFLOPS 4 cores

To program the CPU, you might use C/C++11, OpenMP, TBB, Cilk, OpenCL



## In 2011, a typical machine had the following flops

#### 80 GFLOPS 4 cores+140 GFLOPS AVX

To program the CPU, you might use C/C++11, OpenMP, TBB, Cilk, CUDA, OpenCL

To program the vector unit, you have to use Intrinsics, OpenCL, CUDA, or autovectorization

## In 2011, a typical machine had the following flops

#### 80 GFLOPS 4 cores+140 GFLOPS AVX+2500 GFLOPS GPU

To program the CPU, you might use C/C++11, OpenMP, TBB, Cilk, CUDA, OpenCL

To program the vector unit, you have to use Intrinsics, OpenCL, CUDA or autovectorization

To program the GPU, you have to use CUDA, OpenCL, OpenGL, DirectX, Intrinsics, C++AMP

## In 2017, a typical machine had the following flops

#### 140 GFLOPS + 560 GFLOPS AVX + 4600 GFLOPS GPU

To program the CPU, you might use C/C++11/14/17, SYCL, OpenMP, TBB, Cilk, CUDA, OpenCL

To program the vector unit, you have to use SYCL, Intrinsics, OpenCL, CUDA or auto-vectorization, OpenMP

To program the GPU, you have to use SYCL, CUDA, OpenCL, OpenGL, DirectX, Intrinsics, OpenMP

#### "The end of Moore's Law"



"GPUs are everywhere"



### Take a typical Intel chip

- Intel Core i7 7th Gen
  - 4x CPU cores
    - Each with hyperthreading
       Each with 8-wide AVX
    - Each with 8-wide AVX instructions
  - GPU
    - With 1280 processing elements



#### Serial C++ code alone only takes advantage of a very small amount of the available resources of the chip





Serial C++ code alone only takes advantage of a very small amount of the available resources of the chip

Using vectorisation allows you to fully utilise the resources of a single hyperthread



# Use the Proper Abstraction with C++

Abstraction	How is it supported
Cores	C++11/14/17 threads, async
HW threads	C++11/14/17 threads, async, hw_concurrency
Vectors	Parallelism TS2->
Atomic, Fences, lockfree, futures, counters, transactions	C++11/14/17 atomics, Concurrency TS1-> Transactional Memory TS1
Parallel Loops	Async, TBB:parallel_invoke, C++17 parallel algorithms, for_each
Heterogeneous offload, fpga	OpenCL, SYCL, HSA, OpenMP/ACC, Kokkos, Raja
Distributed	HPX, MPI, UPC++
Caches	C++17 false sharing support
Numa	
TLS	
Exception handling in concurrent environment	

🜔 codeplay\*

odeplay Software Ltd.

Serial C++ code alone only takes advantage of a very small amount of the available resources of the chip

Using vectorisation allows you to fully utilise the resources of a single hyperthread

Using multi-threading allows you to fully utilise all CPU cores





# Use the Proper Abstraction with C++

Abstraction	How is it supported
Cores	C++11/14/17 threads, async
HW threads	C++11/14/17 threads, async, hw_concurrency
Vectors	Parallelism TS2->
Atomic, Fences, lockfree, futures, counters, transactions	C++11/14/17 atomics, Concurrency TS1-> Transactional Memory TS1
Parallel Loops	Async, TBB:parallel_invoke, C++17 parallel algorithms, for_each
Heterogeneous offload, fpga	OpenCL, SYCL, HSA, OpenMP/ACC, Kokkos, Raja
Distributed	HPX, MPI, UPC++
Caches	C++17 false sharing support
Numa	
TLS	
Exception handling in concurrent environment	

🜔 codeplay\*

odeplay Software Ltd.

Serial C++ code alone only takes advantage of a very small amount of the available resources of the chip

Using vectorisation allows you to fully utilise the resources of a single hyperthread

Using multi-threading allows you to fully utilise all CPU cores

Using heterogeneous dispatch allows you to fully utilise the entire chip








Tex benefit of 1			
Ter BRITING AT 1			welling high sides and the
and and		Characterization of the Control of Control o	self.
and the state of the second in		and and a second s	
Incidencion With		and These Total In and collinse a starting the large strends	
hate		shall have	Charle fe bast one Frontin man
Incide-Bas #1			states and an and the first and the states of the states o
		control from white a	an advantil and the second
Carlos ber ber annehr an	and in case in a		7 ml
1'h bloch has		2 Paul competences of	
there are		and had an Ward Marke (Mith, Mitara, 2014) 68, 765 (Mith) 765 (Mith)	and the ford to and charted
all and be a set of the set		( (acte)	
shared of a Units, whether a		alastit, State	17-d Relfored Instruments
Part and address of			and a second address of the second of
			Carried Street, Street
this to All Internet	"alogood" : mpanat	Plad one see of second	and Then held hand also have
are sure and such the	he a broth	the second s	na10
design and the second of the second			
		and the a field is and command association in a get in [	
of an incodeda	office Beefficits	a contract of the second se	maria 1
the grander state			Test loss
the transfer other to		Charles The man have a free The man darks	
a Catero Fieres		programs officially against \$2 Base in party \$2, must dies \$2, \$2, \$2, \$2, \$2, \$2, \$2, \$2, \$2, \$2,	Testin R - House' (M)
unpertornant fromber	Area fame	All starts	
			war war fan fan in
1472.000 . bug.get		and The a field is and campel range a lock in the setting	Station in the
Advent hand lines	Res. d		and a
Larket main' Hannah	and all		what
A committy one search: 11	and an address of the second	Chull Provinging	
Apart page lines		to a table of the program in the second second second	
righted by di thought	and .	/ w to participation (	
	and the life stands and the		Townson the
Annald Changes	and he is not healed	C. D. Mar	and The ball Wood of Woods on
Area internet	manual in Ta sparts when		
Arm & Store and	man a Fire Francisch one be-	and These Park to be Research and state to be in any advance	Tulaca Ta Aultan
Control of the second second		the Property Station of the Article of the Property Station of the Local Station	Protection March 18
AT the bound to fuelle he	a ha	and the state	Constanting Sec. 18-1
showing stars			distantia Barlar
bis & down in t			affected square property
Partnershi Charlond, Star		A Read of Proceedings Proceedings	and a state of the second
A Different of Party State, State		A settle of an international and a settle data	and a second second
farm addition from the			President a factor
			aball
Challen of Taxan (1971) Same		shahd budy	
Automation and the later.			
		Charles Transfer and a starting of the second	
an address of the second	the state of the s	The same is the sa	
/ in h & Justice Lines & from	Lat.	14 aufent de Barenhan Buller, Belgint in 186, 87, 487, 78, auffrei frank Michigan	
		Contraction and a grapher part again generation that the contract the second graph	
and The a facility is hid opinion	(all of any off and		
		Contraction of the second se	
		A contract of the second se	desired att
18 Automation		A REAL PROPERTY AND A REAL	and the first of the second se
And the Article States			
search for an Based of Seas	New Area	and the a field is disabilities are applied	
The ball and the ball			and surged or and
welling to the state of the state	the standard		an and a factor of the
shale, sure		(Basedan Pallar)	Admet
		Photo and a second design of the second seco	at which Ba
		ere defending ing dit bereding out Mad	
Cheman #*8		to be the Baylow of the second species with	
Service and a figure of			-
	A Date of the local division of the local di		
Canada Automa		Tank & James	

GPGPU programming was once a niche technology

- Limited to specific domain
- Separate source solutions
- Verbose low-level APIs
- Very steep learning

curve



### Coverage after C++11

	Asynchronus Agents	Concurrent collections	Mutable shared state	Heterogeneous (GPUs, accelerators, FPGA, embedded Al processors)
summary	tasks that run independently and communicate via messages	operations on groups of things, exploit parallelism in data and algorithm structures	avoid races and synchronizing objects in shared memory	Dispatch/offload to other nodes (including distributed)
examples	GUI,background printing, disk/net access	trees, quicksorts, compilation	locked data(99%), lock- free libraries (wizards), atomics (experts)	Pipelines, reactive programming, offload,, target, dispatch
key metrics	responsiveness	throughput, many core scalability	race free, lock free	Independent forward progress,, load-shared
requirement	isolation, messages	low overhead	composability	Distributed, heterogeneous
today's abstractions	C++11: thread,lambda function, TLS	C++11: Async, packaged tasks, promises, futures, atomics	C++11: locks, memory model, mutex, condition variable, atomics, static init/term	C++11: lambda

#### Top500 contenders







### **Internet of Things**

- All forms of accelerators, DSP, GPU, APU, GPGPU
- Network heterogenous consumer devices
  - Kitchen appliances, drones, signal processors, medical imaging, auto, telecom, automation, not just graphics engines







C++AMP

SYCL

**CUDA** Agency

Kokkos

HPX

Raja

This is not the case anymore

- Almost everything has a GPU now
- Single source solutions
- Modern C++
  - programming models
- More accessible to the average C++ developer





# Act 2

- What's still missing from C++?
- 2. What makes GPU work so fast?





## The way of CPU and GPU





# The way of CPU and GPU

Host code co-processor of CPU GPU ("Host") ("Device") 1 **CPU** memory **GPU** memory  The CPU allocates memory on the GPU



# The way of CPU and GPU



- The CPU allocates memory on the GPU
- The CPU copies data from CPU to GPU





- The CPU allocates memory on the GPU
- 2. The CPU copies data from CPU to GPU
- 3. The CPU launches kernel(s) on the GPU





- The CPU allocates memory on the GPU
- 2. The CPU copies data from CPU to GPU
- 3. The CPU launches kernel(s) on the GPU
- 4. The CPU copies data to CPU from GPU



#### The CPU





 A CPU has a region of dedicated memory





- A CPU has a region of dedicated memory
- CPU memory is connected to the CPU via a bus





- A CPU has a region of dedicated memory
- The CPU memory is connected to the CPU via a bus
- 3. A CPU has a number of

cores



- A CPU has a region of dedicated memory
- The CPU memory is connected to the CPU via a bus
- A CPU has a number of cores
- A CPU has a number of caches of different levels



- A CPU has a region of dedicated memory
- The CPU memory is connected to the CPU via a bus
- A CPU has a number of cores
- A CPU has a number of caches of different levels
- 5. Each CPU core has dedicated registers







### The GPU





 A GPU has a region of dedicated global memory





- A GPU has a region of dedicated global memory
- Global memory is connected via a bus





- A GPU has a region of dedicated global memory
- Global memory is connected via a bus
- **3.** A GPU is divided into a number of compute units





- A GPU has a region of dedicated global memory
- Global memory is connected via a bus
- **3.** A GPU is divided into a number of compute units
- 4. Each compute unit has dedicated local memory





- A GPU has a region of dedicated global memory
- Global memory is connected via a bus
- **3.** A GPU is divided into a number of compute units
- 4. Each compute unit has dedicated local memory
- Each compute unit has a number of processing elements



- A GPU has a region of dedicated global memory
- Global memory is connected via a bus
- 3. A GPU is divided into a number of compute units
- 4. Each compute unit has dedicated local memory
- Each compute unit has a number of processing elements
- Each processing element has dedicated private memory



1. A processing element executes a single work-item



- 1. A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element



- 1. A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element
- 3. A compute unit executes a workgroup, composed of multiple workitems, one for each processing element in the compute unit





- 1. A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element
- A compute unit executes a workgroup, composed of multiple workitems, one for each processing element in the compute unit
- Each work-item can access local memory, a dedicated memory region for each compute unit



- A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element
- A compute unit executes a workgroup, composed of multiple workitems, one for each processing element in the compute unit
- Each work-item can access local memory, a dedicated memory region for each compute unit
- 5. A GPU executes multiple work-groups



- 1. A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element
- A compute unit executes a workgroup, composed of multiple workitems, one for each processing element in the compute unit
- Each work-item can access local memory, a dedicated memory region for each compute unit
- 5. A GPU executes multiple work-groups
- Each work-item can access global memory, a single memory region available to all processing elements on the GPU



1. Multiple work-items will execute concurrently





- 1. Multiple work-items will execute concurrently
- 2. They are not guaranteed to all execute uniformly



- 1. Multiple work-items will execute concurrently
- They are not guaranteed to all execute uniformly
- Most GPUs do execute a number of work-items uniformly (lockstep), but that number is unspecified



- 1. Multiple work-items will execute concurrently
- They are not guaranteed to all execute uniformly
- Most GPUs do execute a number of work-items uniformly (lockstep), but that number is unspecified
- A work-item can share results with other work-items via local and global memory


- 1. Multiple work-items will execute concurrently
- They are not guaranteed to all execute uniformly
- Most GPUs do execute a number of work-items uniformly (lockstep), but that number is unspecified
- A work-item can share results with other work-items via local and global memory
- 5. However this means that it's possible for a work-item to read a result that hasn't yet been written to yet, you have a data race



 This problem can be solved by a synchronisation primitive called a work-group barrier





- This problem can be solved by a synchronisation primitive called a work-group barrier
- Work-items will block until all work-items in the work-group have reached that point



- This problem can be solved by a synchronisation primitive called a work-group barrier
- Work-items will block until all work-items in the work-group have reached that point



- This problem can be solved by a synchronisation primitive called a work-group barrier
- Work-items will block until all work-items in the work-group have reached that point
- So now you can be sure that all of the results that you want to read from have been written to



- This problem can be solved by a synchronisation primitive called a work-group barrier
- Work-items will block until all work-items in the work-group have reached that point
- So now you can be sure that all of the results that you want to read from have been written to
- However this does not apply across work-group boundaries, and you have a data rance again



 This problem can be solved by a synchronisation primitive called a kernel barrier (launching separate kernels)





- This problem can be solved by a synchronisation primitive called a kernel barrier (launching separate kernels)
- Again you can be sure that all of the results that you want to read from have been written to





- This problem can be solved by a synchronisation primitive called a kernel barrier (launching separate kernels)
- Again you can be sure that all of the results that you want to read from have been written to
- However kernel barriers have a higher overhead as they require you to launch another kernel





- This problem can be solved by a synchronisation primitive called a kernel barrier (launching separate kernels)
- Again you can be sure that all of the results that you want to read from have been written to
- However kernel barriers have a higher overhead as they require you to launch another kernel
- And kernel barriers require results to be stored in global memory, local memory is not persistent across kernels



# CUDA vs OpenCL terminology

CUDA	OpenCL
thread	work-item
warp	wavefront
thread block	work-group
grid	computation domain
global memory	global memory
shared memory	local memory
local memory	private memory
streaming multiprocessor (SM)	compute unit
scalar core	processing element

### Sequential CPU code

### SPMD GPU code

```
void calc(int *in, int *out, int id) {
  out[id] = in[id] * in[id];
```

```
•
```

```
/* specify degree of parallelism */
parallel_for(calc, in, out, 1024);
```



## SIMD vs SPMD



SPMD: Multiple autonomous processors simultaneously executing the same program (but at independent points, rather than in the lockstep that SIMD imposes) on different data.

You can launch multiple threads, each using their respective SIMD lanes

SPMD is a parallel execution model and assumes multiple cooperating processors executing a program.





- Kernels are launched in the form of an nd-range
- An nd-range can be 1, 2 or 3 dimensions
- An nd-range describes a number of work-items divided into equally sized work-groups
- An nd-range is constructed from the total number of work-items (global range) and the number of work-items in a work-group (local range)



- An nd-range is mapped to the underlying hardware
  - Work-groups are mapped to compute units
  - Work-items are mapped to processing units





- The kernel is executed once per work-item in the nd-range
- Each work item knows it's index within the nd-range
  - a. global range {12, 12}
  - b. local range {4, 4}
  - c. group range {3, 3}
  - d. global id {6, 5}
  - e. local id {2, 1}
  - f. group id {1, 1}

Act 3

- What's still missing from C++?
- 2. What makes GPU work so fast?
- What is Modern C++ that works on GPUs, CPUs, everything?



# SYCL for OpenCL



Cross-platform, single-source, high-level, C++ programming layer Built on top of OpenCL and based on standard C++11 Delivering a heterogeneous programming solution for C++ Why use SYCL to program a GPU?

- Enables programming heterogeneous devices such as GPUs using standard C++
- Provides a high-level abstraction for development of complex parallel software applications
- Provides efficient data dependency analysis and task scheduling and synchronisation

# The SYCL ecosystem





```
cgh.parallel_for<vec_add>(range, [=](cl::sycl::id<2> idx) {
   c[idx] = a[idx] + c[idx];
}));
```

# SYCL separates the storage and access of data through the use of buffers and accessors

SYCL provides data dependency tracking based on accessors to optimise the scheduling of tasks











### **Implicit vs Explicit Data Movement**

### Examples:

SYCL, C++ AMP

Implementation:

Data is moved to the device implicitly via cross host CPU / device data structures

### Examples:

OpenCL, CUDA, OpenMP

### Implementation:

 Data is moved to the device via explicit copy APIs

### Here we're using C++ AMP as an example

```
array_view<float> ptr;
extent<2> e(64, 64);
parallel_for_each(e, [=](index<2> idx)
restrict(amp) {
   ptr[idx] *= 2.0f;
});
```

#### Here we're using CUDA as an example

float \*h\_a = { ... }, d\_a; cudaMalloc((void \*\*)&d\_a, size); cudaMemcpy(d\_a, h\_a, size, cudaMemcpyHostToDevice); vec\_add<<<64, 64>>>(a, b, c); cudaMemcpy(d\_a, h\_a, size, cudaMemcpyDeviceToHost);

🜔 codeplay

Benefits of data dependency task graphs

- Allows you to describe your problems in terms of relationships
  - Removes the need to en-queue explicit copies
  - Removes the need for complex event handling
- Allows the runtime to make data movement optimizations
  - Preemptively copy data to a device before kernels
  - Avoid unnecessarily copying data back to the host after execution on a device
  - Avoid copies of data that you don't need



# Coverage after C++17

	Asynchronus Agents	Concurrent collections	Mutable shared state	Heterogeneous (GPUs, accelerators, FPGA, embedded Al processors)
summary	tasks that run independently and communicate via messages	operations on groups of things, exploit parallelism in data and algorithm structures	avoid races and synchronizing objects in shared memory	Dispatch/offload to other nodes (including distributed)
today's abstractions	C++11: thread,lambda function, TLS, async C++14: generic lambda	C++11: Async, packaged tasks, promises, futures, atomics, C++ 17: ParallelSTL, control false sharing	C++11: locks, memory model, mutex, condition variable, atomics, static init/term, C++ 14: shared_lock/shared_tim ed_mutex, OOTA, atomic_signal_fence, C++ 17: scoped _lock, shared_mutex, ordering of memory models, progress guarantees, TOE, execution policies	C++17: , progress guarantees, TOE, execution policies

C++17 introduces a number of parallel algorithms and new execution policies which dictate how they can be parallelized

The new algorithms are unordered, allowing them to perform in parallel

Execution policies:

- sequenced\_execution\_policy (seq)
  parallel\_execution\_policy (par)
  parallel\_unsequenced\_execution\_policy (par\_unseq)



```
first acc = init
then for each it in [first, last) in order
acc = binary_op(acc, *it)
then return acc
```

```
first acc = init
then for each it in [first, last) in order
acc = binary_op(acc, *it)
then return acc
```





```
first acc = init
then for each it in [first, last) in order
acc = binary_op(acc, *it)
then return acc
```





```
first acc = init
then for each it in [first, last) in order
acc = binary_op(acc, *it)
then return acc
```





result reduce([execution\_policy,]
 first, last,
 init,
 [binary\_op])

then return acc




result reduce([execution\_policy,]
 first, last,
 init,
 [binary\_op])

then return acc







result reduce([execution\_policy,]
 first, last,
 init,
 [binary\_op])

then return acc



result reduce([execution\_policy,]
 first, last,
 init,
 [binary\_op])

then return acc









🌔 codeplay\*





Due to the requirements of GSUM reduce is allowed to be unordered

However this means that binary\_op is required to be both commutative and associative



Commutativity means changing the order of operations does not change the result

## Integer operations x + y == y + x x \* y == y \* x x - y != y - xx / y != y / x

Floating-point operations x + y == y + x x \* y == y \* x x - y != y - xx / y != y / x

🜔 codeplay

## Associativity means changing the grouping of operations does not change the result

Integer operations (x + y) + z == x + (y + z) (x \* y) \* z == x \* (y \* z) (x - y) - z != x - (y - z)(x / y) / z != x / (y / z) Floating-point operations (x + y) + z = x + (y + z) (x \* y) \* z = x \* (y \* z) (x - y) - z = x - (y - z)(x / y) / z = x / (y / z)



So how do we parallelise this on a GPU?

- We want to utilize the available hardware
- We want to keep dependencies to a minimum
- We want to make efficient use of local memory and workgroup synchronization







template <class It, class T, class BinOp>
T reduce(sycl\_execution\_policy\_t policy, It first, It last, T init, BinOp binary\_op) {

Here we have the standard prototype for the reduce parallel algorithm, taking a SYCL execution policy

There is an assumption here that the iterators are contiguous template <class It, class T, class BinOp>
T reduce(sycl\_execution\_policy\_t policy, It first, It last, T init, BinOp binary\_op) {
 using value\_t = typename std::iterator\_traits<It>::value\_type;
 buffer<value\_t, 1> bufI(first, last);
 bufI.set\_final\_data(nullptr);

SYCL separates memory storage and access using buffers and accessors

Buffers manage a region of memory across host and one or more devices

Accessors represent an instance of access to a particular buffer template <class It, class T, class BinOp>
T reduce(sycl\_execution\_policy\_t policy, It first, It last, T init, BinOp binary\_op) {
 using value\_t = typename std::iterator\_traits<It>::value\_type;
 buffer<value\_t, 1> bufI(first, last);
 bufI.set\_final\_data(nullptr);

We create a buffer to manage the input data

We call set\_final\_data with nullptr in order to tell the runtime not to copy back to the original host address on destruction



template <class It, class T, class BinOp>
T reduce(sycl\_execution\_policy\_t policy, It first, It last, T init, BinOp binary\_op) {
 using value\_t = typename std::iterator\_traits<It>::value\_type;
 buffer<value\_t, 1> bufI(first, last);
 bufI.set\_final\_data(nullptr);

Buffers synchronise and copy their data back to the original pointer when they are destroyed

So in this case, on returning from the reduce function template <class It, class T, class BinOp>
T reduce(sycl\_execution\_policy\_t policy, It first, It last, T init, BinOp binary\_op) {
 using value\_t = typename std::iterator\_traits<It>::value\_type;
 buffer<value\_t, 1> bufI(first, last);
 bufI.set\_final\_data(nullptr);
 queue q(gpu\_selector{});

In SYCL devices are selected using a device selector

A device selector picks the best device based on a particular heuristic



template <class It, class T, class BinOp>
T reduce(sycl\_execution\_policy\_t policy, It first, It last, T init, BinOp binary\_op) {
 using value\_t = typename std::iterator\_traits<It>::value\_type;
 buffer<value\_t, 1> bufI(first, last);
 bufI.set\_final\_data(nullptr);
 queue q(gpu\_selector{});

We create a queue that we can enqueue work on taking a gpu\_selector, which will return a GPU to execute work on

template <class It, class T, class BinOp>
T reduce(sycl\_execution\_policy\_t policy, It first, It last, T init, BinOp binary\_op) {
 using value\_t = typename std::iterator\_traits<It>::value\_type;
 buffer<value\_t, 1> bufI(first, last);
 bufI.set\_final\_data(nullptr);
 queue q(gpu\_selector{});
 size\_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get\_device().get\_info<info::device::max\_work\_group\_size>();

We deduce the data size of the input range and the maximum workgroup size

These are important for determining how work is distributed across work-groups

template <class It, class T, class BinOp>
T reduce(sycl\_execution\_policy\_t policy, It first, It last, T init, BinOp binary\_op) {
 using value\_t = typename std::iterator\_traits<It>::value\_type;
 buffer<value\_t, 1> bufI(first, last);
 bufI.set\_final\_data(nullptr);
 queue q(gpu\_selector{});
 size\_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get\_device().get\_info<info::device::max\_work\_group\_size>();
 do {

We create a loop that will launch a SYCL kernel for each kernel invocation required for the reduction

After each iteration the data size is divided by the workgroup size

dataSize /= maxWorkGroupSize;
} while (dataSize > 1);

© codeplay

```
template <class It, class T, class BinOp>
T reduce(sycl_execution_policy_t policy, It first, It last, T init, BinOp binary_op) {
    using value_t = typename std::iterator_traits<It>::value_type;
    buffer<value_t, 1> bufI(first, last);
    bufI.set_final_data(nullptr);
    queue q(gpu_selector{});
    size_t dataSize = std::distance(first, last);
    auto maxWorkGroupSize = q.get_device().get_info<info::device::max_work_group_size>();
    do {
        q.submit([&](handler& cgh) {
        }
    }
}
```

In SYCL all work is enqueued to a queue via command groups which represent the kernel function, an ndrange and the data dependencies

We create a command group to enqueue a kernel

}

**});** 

dataSize /= maxWorkGroupSize;

} while (dataSize > 1);

```
template <class It, class T, class BinOp>
T reduce(sycl_execution_policy_t policy, It first, It last, T init, BinOp binary_op) {
    using value_t = typename std::iterator_traits<It>::value_type;
    buffer<value_t, 1> bufI(first, last);
    bufI.set_final_data(nullptr);
    queue q(gpu_selector{});
    size_t dataSize = std::distance(first, last);
    auto maxWorkGroupSize = q.get_device().get_info<info::device::max_work_group_size>();
    do {
        q.submit([&](handler& cgh) {
            auto global = dataSize;
            auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
        }
    }
}
```

We determine the global range to be the data size

We determine the local range to be the max work group size, providing that's smaller than the data size

```
});
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);
```

codeplay<sup>\*</sup>

```
template <class It, class T, class BinOp>
T reduce(sycl_execution_policy_t policy, It first, It last, T init, BinOp binary_op) {
    using value_t = typename std::iterator_traits<It>::value_type;
    buffer<value_t, 1> bufI(first, last);
    bufI.set_final_data(nullptr);
    queue q(gpu_selector{});
    size_t dataSize = std::distance(first, last);
    auto maxWorkGroupSize = q.get_device().get_info<info::device::max_work_group_size>();
    do {
        q.submit([&](handler& cgh) {
            auto global = dataSize;
            auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
            auto inputAcc = bufI.template get_access<access::mode::read_write>(cgh);
```

We create an accessor for the input buffer

The access mode is read\_write because we want to be able to write back a result

});
});
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);

}

codeplay<sup>\*</sup>

```
template <class It, class T, class BinOp>
T reduce(sycl_execution_policy_t policy, It first, It last, T init, BinOp binary_op) {
    using value_t = typename std::iterator_traits<It>::value_type;
    buffer<value_t, 1> bufI(first, last);
    bufI.set_final_data(nullptr);
    queue q(gpu_selector{});
    size_t dataSize = std::distance(first, last);
    auto maxWorkGroupSize = q.get_device().get_info<info::device::max_work_group_size>();
    do {
        q.submit([&](handler& cgh) {
            auto global = dataSize;
            auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
            auto inputAcc = bufI.template get_access<access::mode::read_write>(cgh);
            accessor<value_t, 1, access::mode::read_write, access::target::local>(local, cgh);
    }
}
```

A local accessor allocates an amount of local memory per work-group

We create a local accessor of elements of value type with the size of the local range

});
});
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);

```
template <class It, class T, class BinOp>
T reduce(sycl_execution_policy_t policy, It first, It last, T init, BinOp binary_op) {
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
   q.submit([&](handler& cgh) {
      auto global = dataSize;
      auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
      auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
      accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
      cgh.parallel for<
                                 >(nd_range<1>(global, local), [=](nd_item<1> it) {
```

```
In SYCL there are
several ways to
launch kernel
functions which
express different
forms of parallelism
```

In this case we are using parallel\_for, which takes an nd\_range and a function object

});
});
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);

🌔 codeplay\*

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl_execution_policy_t<KernelName> policy, It first, It last, T init, BinOp binary_op) {
    using value_t = typename std::iterator_traits<It>::value_type;
    buffer<value_t, 1> bufI(first, last);
    bufI.set_final_data(nullptr);
    queue q(gpu_selector{});
    size_t dataSize = std::distance(first, last);
    auto maxWorkGroupSize = q.get_device().get_info<info::device::max_work_group_size>();
    do {
        q.submit([&](handler& cgh) {
            auto global = dataSize;
            auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
            auto inputAcc = bufI.template get_access<access::mode::read_write>(cgh);
            accessor<value_t, 1, access::mode::read_write, access::target::local>(local, cgh);
        cgh.parallel_for<KernelName>(nd_range<>(global, local), [=](nd_item<1> it) {
    }
}
```

We provide a template parameter to parallel\_for to name the kernel function

This is necessary for portability between C++ compilers

});
});
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);

}

codeplay

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl_execution_policy_t<KernelName> policy, It first, It last, T init, BinOp binary op) {
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
   q.submit([&](handler& cgh) {
      auto global = dataSize;
      auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
      auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
      accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
      cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
       scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
```

We copy each element from global memory to local memory of their respective workgroup

});
});
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);

codeplay

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
   q.submit([&](handler& cgh) {
      auto global = dataSize;
      auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
      auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
      accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
      cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
       scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence_space::local_space);
```

We insert a workgroup barrier to ensure all workitems in each workgroup have copied before moving on

```
});
});
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);
```

ſ

codeplay

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
   q.submit([&](handler& cgh) {
      auto global = dataSize;
      auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
      auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
      accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
      cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
       scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence_space::local_space);
       for (size t offset = local[0] / 2; offset > 0; offset /= 2) {
```

```
We create a loop
that will iterate over
the work-items in
the work-group and
providing an offset
to the midpoint
```

```
}
});
});
dataSize (= maxWonk()
```

```
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);
```

}

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
    q.submit([&](handler& cgh) {
      auto global = dataSize;
      auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
      auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
      accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
      cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
        scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence_space::local_space);
       for (size_t offset = local[0] / 2; offset > 0; offset /= 2) {
         if (it.get local id(0) < offset) {</pre>
          }
        }
```

We branch on the first half of the work-items per loop by only executing work-items before the offset

```
}
};
});
dataSize /= maxWorkGroupSize;
} while (dataSize > 1);
```

codeplay

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get_device().get_info<info::device::max_work_group_size>();
 do {
   q.submit([&](handler& cgh) {
      auto global = dataSize;
      auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
      auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
      accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
      cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
       scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence_space::local_space);
       for (size_t offset = local[0] / 2; offset > 0; offset /= 2) {
         if (it.get_local_id(0) < offset) {</pre>
           scratch[it.get_local_id(0)] = binary_op(scratch[it.get_local_id(0)],
                                                    scratch[it.get_local_id(0) + offset]);
        }
     });
   });
   dataSize /= maxWorkGroupSize;
 } while (dataSize > 1);
```

We call the binary op with the elements in local memory of the current work-item and the respective work-item on the other side of the offset and assign the result to the element in local memory of the current work-item

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
    q.submit([&](handler& cgh) {
      auto global = dataSize;
      auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
      auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
      accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
      cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
        scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence space::local space);
       for (size_t offset = local[0] / 2; offset > 0; offset /= 2) {
         if (it.get_local_id(0) < offset) {</pre>
            scratch[it.get_local_id(0)] = binary_op(scratch[it.get_local_id(0)],
                                                    scratch[it.get_local_id(0) + offset]);
         it.barrier(access::fence space::local space);
     });
   });
    dataSize /= maxWorkGroupSize;
 } while (dataSize > 1);
```

items in the current loop have performed their operation

We insert a barrier

to ensure all work-

}

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
                                                                                                Once the loop has
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
                                                                                                complete there will
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
                                                                                                be a single value for
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
                                                                                                each work-group in
   q.submit([&](handler& cgh) {
     auto global = dataSize;
     auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
                                                                                                local memory for the
     auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
     accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
                                                                                                first work-item
     cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
       scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence_space::local_space);
       for (size_t offset = local[0] / 2; offset > 0; offset /= 2) {
         if (it.get_local_id(0) < offset) {</pre>
           scratch[it.get_local_id(0)] = binary_op(scratch[it.get_local_id(0)],
                                                                                                We copy this value
                                                scratch[it.get local id(0) + offset]);
         it.barrier(access::fence space::local space);
                                                                                                into an element in
       if (it.get local id(0) == 0) { inputAcc[it.get group(0)] = scratch[it.get local id(0)]; }
                                                                                                global memory for
     });
   });
                                                                                                the current work
   dataSize /= maxWorkGroupSize;
 } while (dataSize > 1);
                                                                                                group
```

```
,
```

🜔 codeplay

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
                                                                                                   A host accessor
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
                                                                                                   provides immediate
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
                                                                                                   access to data
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
                                                                                                   maintained by a
   q.submit([&](handler& cgh) {
     auto global = dataSize;
     auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
                                                                                                   buffer
     auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
     accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
     cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
       scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence_space::local_space);
       for (size_t offset = local[0] / 2; offset > 0; offset /= 2) {
                                                                                                   We create a host
         if (it.get_local_id(0) < offset) {</pre>
           scratch[it.get_local_id(0)] = binary_op(scratch[it.get_local_id(0)],
                                                                                                   accessor to retrieve
                                                 scratch[it.get local id(0) + offset]);
         it.barrier(access::fence space::local space);
                                                                                                   the final result of
       if (it.get local id(0) == 0) { inputAcc[it.get group(0)] = scratch[it.get local id(0)]; }
                                                                                                   the reduction
     });
   });
   dataSize /= maxWorkGroupSize;
 } while (dataSize > 1);
 auto accH = bufI.template get_access<access::mode::read>();
```

```
}
```

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
                                                                                                 Once the data size
 using value_t = typename std::iterator_traits<It>::value_type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
                                                                                                 has been reduced to
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
                                                                                                 1 this means the
 auto maxWorkGroupSize = q.get device().get info<info::device::max work group size>();
 do {
                                                                                                 reduction is
   q.submit([&](handler& cgh) {
     auto global = dataSize;
     auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
                                                                                                 complete and we
     auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
     accessor<value t, 1, access::mode::read write, access::target::local> scratch(local, cgh);
                                                                                                 can return the result
     cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
       scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence_space::local_space);
       for (size_t offset = local[0] / 2; offset > 0; offset /= 2) {
         if (it.get_local_id(0) < offset) {</pre>
           scratch[it.get_local_id(0)] = binary_op(scratch[it.get_local_id(0)],
                                                                                                 We call binary op
                                                scratch[it.get_local_id(0) + offset]);
         it.barrier(access::fence space::local space);
                                                                                                 with init and the
       if (it.get local id(0) == 0) { inputAcc[it.get group(0)] = scratch[it.get local id(0)]; }
                                                                                                 result of the
     });
   });
                                                                                                 reduction and then
   dataSize /= maxWorkGroupSize;
 } while (dataSize > 1);
 auto accH = bufI.template get_access<access::mode::read>();
                                                                                                 we return the result
 return binary_op(init, accH[0]);
```

```
template <class It, class T, class BinOp, class KernelName>
T reduce(sycl execution policy t<KernelName> policy, It first, It last, T init, BinOp binary op) {
 using value t = typename std::iterator traits<It>::value type;
 buffer<value_t, 1> bufI(first, last);
 bufI.set_final_data(nullptr);
 queue q(gpu_selector{});
 size_t dataSize = std::distance(first, last);
 auto maxWorkGroupSize = q.get_device().get_info<info::device::max_work_group_size>();
 do {
   a.submit([&](handler& cgh) {
      auto global = dataSize;
      auto local = range<1>(std::min(dataSize, maxWorkGroupSize));
      auto inputAcc = bufI.template get access<access::mode::read write>(cgh);
      accessor<value t, 1, access::mode::read write, access::target::local>(local, cgh);
      cgh.parallel_for<KernelName>(nd_range<1>(global, local), [=](nd_item<1> it) {
       scratch[it.get_local_id(0)] = inputAcc[it.get_global_id(0)];
       it.barrier(access::fence space::local space);
       for (size_t offset = local[0] / 2; offset > 0; offset /= 2) {
         if (it.get local id(0) < offset) {</pre>
           scratch[it.get_local_id(0)] = binary_op(scratch[it.get_local_id(0)],
                                                    scratch[it.get local id(0) + offset]);
         it.barrier(access::fence space::local space);
       if (it.get local id(0) == 0) { inputAcc[it.get group(0)] = scratch[it.get local id(0)]; }
     });
   });
   dataSize /= maxWorkGroupSize;
 } while (dataSize > 1);
 auto accH = bufI.template get_access<access::mode::read>();
 return binary_op(init, accH[0]);
```


🌔 codeplay





## Conclusion

We looked at how to write a reduction for the GPU in C++ using SYCL

We looked at how the SYCL programming model allows us to do this

We looked at how this applies to the GPU architecture

We looked at why this is so important in modern C++

# Use the Proper Abstraction with C++

Abstraction	How is it supported
Cores	C++11/14/17 threads, async
HW threads	C++11/14/17 threads, async
Vectors	Parallelism TS2->C++20
Atomic, Fences, lockfree, futures, counters, transactions	C++11/14/17 atomics, Concurrency TS1->C++20, Transactional Memory TS1
Parallel Loops	Async, TBB:parallel_invoke, C++17 parallel algorithms, for_each
Heterogeneous offload, fpga	OpenCL, SYCL, HSA, OpenMP/ACC, Kokkos, Raja P0796 on affinity
Distributed	HPX, MPI, UPC++ P0796 on affinity
Caches	C++17 false sharing support
Numa	Executors, Execution Context, Affinity, P0443- >Executor TS
TLS	EALS, P0772
Exception handling in concurrent environment	EH reduction properties P0797



odeplay Software Ltd.

# Oh, and one more thing





Intel Core i7 7th generation

size\_t nElems = 1000u; std::vector<float> nums(nElems);

std::fill\_n(std::begin(v1), nElems, 1);

std::for\_each(std::begin(v), std::end(v),
 [=](float f) { f \* f + f });
Traditional for each uses only one core,
 rest of the die is unutilized!





Intel Core i7 7th generation

size\_t nElems = 1000u; std::vector<float> nums(nElems);

#### Workload is distributed across cores!





Intel Core i7 7th generation

size\_t nElems = 1000u; std::vector<float> nums(nElems);

std::for\_each(std::execution\_policy::par,

What about this part?

std::begin(v), std::end(v),
[=](float f) { f \* f + f });

#### Workload is distributed across cores!



Intel Core i7 7th generation



size\_t nElems = 1000u; std::vector<float> nums(nElems);



155





size\_t nElems = 1000u; std::vector<float> nums(nElems);

std::for\_each(sycl\_heter\_policy<class kName>
 (cpu, gpu, 0.5),
 std::begin(v), std::end(v),
 [=](float f) { f \* f + f });
Workload is distributed on all cores!



🜔 codeplay\*

#### Demo Results - Running std::sort (Running on Intel i7 6600 CPU & Intel HD Graphics 520)

size	2^16	2^17	2^18	2^19
std::seq	0.27031s	0.620068s	0.669628s	1.48918s
std::par	0.259486s	0.478032s	0.444422s	1.83599s
std::unseq	0.24258s	0.413909s	0.456224s	1.01958s
sycl_execution_policy	0.273724s	0.269804s	0.277747s	0.399634s

#### SYCL Ecosystem



Eigen <u>http://eigen.tuxfamily.org</u>



#### **Eigen Linear Algebra Library**

SYCL backend in mainline Focused on Tensor support, providing support for machine learning/CNNs Equivalent coverage to CUDA Working on optimization for various hardware architectures (CPU, desktop and mobile GPUs) https://bitbucket.org/eigen/eigen/





#### **TensorFlow**

SYCL backend support for all major CNN operations Complete coverage for major image recognition networks GoogLeNet, Inception-v2, Inception-v3, ResNet, ....

Ongoing work to reach 100% operator coverage and optimization for various hardware architectures (CPU, desktop and mobile GPUs)

https://github.com/tensorflow/tensorflow



TensorFlow, the TensorFlow logo and any related marks are trademarks of Google Inc.

### SYCL Ecosystem

- Single-source heterogeneous programming using STANDARD C++
  - Use C++ templates and lambda functions for host & device code
  - Layered over OpenCL
- Fast and powerful path for bring C++ apps and libraries to OpenCL
  - C++ Kernel Fusion better performance on complex software than hand-coding
  - Halide, Eigen, Boost.Compute, SYCLBLAS, SYCL Eigen, SYCL TensorFlow, SYCL GTX
  - Clang, triSYCL, ComputeCpp, VisionCpp, ComputeCpp SDK ...
- More information at <a href="http://sycl.tech">http://sycl.tech</a>

#### Developer Choice The development of the two specifications are aligned so code can be easily shared between the two approaches

C++ Kernel Language Low Level Control 'GPGPU'-style separation of device-side kernel source code and host code



Single-source C++ Programmer Familiarity Approach also taken by C++ AMP and OpenMP





🜔 codeplay

Codeplay										
Standards bodies	Resea	rch		Open source		Prese on	ntati Is		Company	
HSA Foundation: Chair of software group, spec editor of runtime and debugging     Khronos: chair & spec editor of SYCL. Contributors to OpenCL, Safety Critical, Vulkan ISO C++: Chair of Low Latency, Embedded WC; Editor of SG1 concurrency TS     EEMBC: members	Members of EU rese consortiums: PEPPH LPGPU, LPGPU2, C     Sponsorship of PhDs for heterogeneous pr HSA, FPGAs, ray-tra Collaborations with a     Members of HiPEAC	search PHER, CARP DS and EngDs programming: tracing a cademics AC V V		LLDB Debugger V tools erScript debugger in AOSP for Qualcomm Hexagon orFlow for OpenCL 7 Parallel STL for SYCL ACpp: C++ performance- le programming model for		<ul> <li>Building an LLVM back-end</li> <li>Creating an SPMD Vectorizer for OpenCL with LLVM</li> <li>Challenges of Mixed-Width Vector Code Gen &amp; Scheduling in LLVM</li> <li>C++ on Accelerators: Supporting Single-Source SYCL and HSA</li> <li>LLDB Tutorial: Adding debugger support for your target</li> </ul>			Based in Edinburgh, Scotlan     57 staff, mostly engineering     License and customize     technologies for semiconduc     comparies     ComputeAorta and     ComputeAorta and     SComputeAorta     SComputeAorta	nd ctor ons CL Is
Convector for Monitory was chosen and actively used for Computer Vision First showing of VectorC(VU) Delivered VectorC(VU) to the National Center for Supercomputing VectorC(EE) released An optimizing C(E+ complex for big/space) Emotion Engine (MPS)	Ageia chooses Codeplay for PhysX Codesay is chosen by Ageia to provide a complete for the Physic Processor. Codeplay joins the Khronos Group	Sieve C++ Prog System release Amed ansaging of to paralelise C+- esaluted 0+-men- researchers Offload release Sony PlayStatic OffloadCt, tech- developed Codeplay joins PEPPHER project	ramming d velopers ods, rous d for ne®3 sology the ct	New R&D Division Codega forms a new R&D division to device produces new standards and produces Recomes specification editor of the SYCL standard	LLDI Driv Code proj Code tech acce on 0	II Machine Interface er released eplay joins the CARP ect aplay shows nology to Jerate Renderscript penCL using SPIR	Chair of HSA Syst Runtime working ; Development of 1 supporting the Vu API	em roup ols kan	Open-Source HSA Debugger release Releases partial SYCL) for Eigen Tensor to power Tensorflow ComputeAcorta 1.0 release ComputeCop Community Edition better release Proposite Gop Community Edition better release Proposite Gop Community Edition better release Cocepting SYCL technology	
2001 - 2003	2005 - 2006	2007 - 2011		2013		2014	2015		2016	

Codeplay build the software platforms that deliver massive performance

### What our ComputeCpp users say about us



# **Further information**

- OpenCL <u>https://www.khronos.org/opencl/</u>
   OpenVX <u>https://www.khronos.org/openvx/</u>
   HSA <u>http://www.hsafoundation.com/</u>
   SYCL <u>http://sycl.tech</u>
   OpenCV <u>http://opencv.org/</u>
   Halide <u>http://halide-lang.org/</u>
- VisionCpp <u>https://github.com/codeplaysoftware/visioncpp</u>





#### **Community Edition**

Available now for free!

#### Visit: computecpp.codeplay.com





#### • Open source SYCL projects:

- ComputeCpp SDK Collection of sample code and integration tools
- SYCL ParallelSTL SYCL based implementation of the parallel algorithms
- VisionCpp Compile-time embedded DSL for image processing
- Eigen C++ Template Library Compile-time library for machine learning

### All of this and more at: <u>http://sycl.tech</u>





# Thank you for listening



We're HimBi coleneyconcaeers

@codeplaysoft

f

www

/codeplaysoft cod

codeplay.com